2 edition of An adjustable Comparator for 2-bit/step SAR ADC Configuring with multiple samples per second in 40nm CMOS found in the catalog.
An adjustable Comparator for 2-bit/step SAR ADC Configuring with multiple samples per second in 40nm CMOS
by Association of Scientists, Developers and Faculties in Chennai, India
Written in English
A low-power 2-bit/step operation technique is proposed which uses dynamic threshold configuring comparator instead of multiple digital-to-analog converters (DACs). Power and area overhead is minimized by successively activated comparators. The comparator threshold is configured by simple Vcm biased current source, which keep the ADC free from power supply variations over 10%. To implement power efficient and high performance analog-to-digital converters the designers are urged to design an optimized dual tail comparator. In this paper, It is shown that in the proposed dual tail comparator both the power and delay time is significantly reduced.
European immigration from the colonial era to the 1920s
Holy Communion and the real presence
The great mess myth
introduction to semi conductors.
A hybrid perturbation-Galerkin technique for partial differential equations
Funding and management of higher education
Social functions of libraries.
The Runaway Debutante
Competitiveness of U.S. insurance companies, financial service[s] system, and non-bank financial firms
fruits of silence
elegant history of political parties